(54) **BLOCK REDUNDANCY IMPLEMENTATION IN HEIRARCHICAL RAM'S**

(76) Inventors: **Esin Terzioglu**, Aliso Viejo, CA (US);
Gil I. Winograd, Aliso Viejo, CA (US);
Cyrus Afghahi, Mission Viejo, CA (US)

Correspondence Address:
Christopher C. Winslade
500 West Madison Street
Chicago, IL 60661 (US)

(21) Appl. No.: **11/616,573**

(22) Filed: **Dec. 27, 2006**

Related U.S. Application Data

(63) Continuation of application No. 10/729,405, filed on Dec. 5, 2003, now Pat. No. 7,177,225, which is a continuation of application No. 10/176,843, filed on Jun. 21, 2002, now Pat. No. 6,714,467, which is a continuation-in-part of application No. 10/100,757, filed on Mar. 19, 2002, now Pat. No. 6,646,954, and which is a continuation-in-part of application No. 09/775,701, filed on Feb. 2, 2001, now Pat. No. 6,411,557.

Publication Classification

(51) **Int. Cl.**
G11C 29/00 (2006.01)
(52) **U.S. Cl.** 365/200

(57) **ABSTRACT**

The present invention relates to a system and method for providing redundancy in a hierarchically memory, by replacing small blocks in such memory. The present invention provides such redundancy (i.e., replaces such small blocks) by either shifting predecoded lines or using a modified shifting predecoder circuit in the local predecoder block. In one embodiment, the hierarchal memory structure includes at least one active predecoder adapted to be shifted out of use; and at least one redundant predecoder adapted to be shifted in to use.